This paper presents a modeling and simulation of topology of single-phase AC-DC active rectifier having power factor correction (PFC). This converter topology is evaluated on the basis of performance and its salient features are discussed to analyze its applicability. The technique not only helps to develop a deeper understanding of this converter but also to evaluate performance and feasibility of control strategy and topological features without fabrication of an actual system. This paper also describes technique for minimizing the input current distortion of current-controlled single-phase boost rectifier.
Introduction
Single-phase switch mode ac-dc converters are being used as front-end rectifiers for a variety of applications due to the advantages of high efficiency and power density. These classical converters, however, draw-non-sinusoidal input ac currents leading to low input power factors and injection of harmonics into the utility lines [1] . Research in improved power quality utility interface has gained importance due to stringent power quality regulation and strict limits on total harmonic distortion (THD) of input current. AC-DC rectifiers presenting unity power factor possess a well-defined linearized model around the steady-state operating point, either by using the multiplier control [2] or by using voltage-follower control [3] - [4] . The Single switch rectifier, has one of the simplest circuit structures. Typical voltage and current waveforms for the circuit, using hysteresis current control [5]- [7] . Hysteresis band is made large in the figure for illustrative purposes. The two switch rectifier [8] & [9] performs the same switching action as the single-switch rectifier but has the advantage of higher efficiency.
Conventionally, ac-dc converters, which are also called rectifiers, are developed using diodes and thyristors to provide controlled and uncontrolled dc power with unidirectional and bidirectional power flow [10] . They have the demerits of poor power quality in terms of injected current harmonics, caused voltage distortion and poor power factor at input ac mains and slow varying rippled dc output at load end, low efficiency and large size of ac and dc filters [11] . This paper presents a modeling approach that leads to a linearized small-signal model of the high power factor rectifier (HPFR). Such feature is achieved employing two converters arrange in appropriate manner to minimize the harmonics and total harmonic distortions (THD).
Modeling

A. Design of Inductance and Capacitance of Single Phase HPFR
To achieve unity power factor in both the directions choose fundamental component of VAB i.e. Vr such that transformer draws current nearly sinusoidal and in phase with the mains voltage Vs. When power draws from source to the load input current 'Is' should be positive and load is reverse current should be negative then it acts as a generator which passes the power from load to source. The phasor diagram for it is shown in Fig.1 . 2 (1) Where L is inductor, ω is angular frequency (2πf) and f is mains frequency. In practical applications to avoid the over modulation 80% of output DC voltage Eo. The modulation index is given by m = Vc/Vm = 0.8
(2) The average input current in a switching period Ts is given by Is = √ (m 2 -Vs 2 ) / Lω Vc is amplitude of triangular signal and Vr* is amplitude of sinusoidal signal The delay Tr is appear between the two comparison. It ca be shown using first order lag First order lag = 1/ (1+STr) (10) For the PWM converter the control block is PWM converter = G / (1+STr) (11) Where Tr is triangular period = 1/f In order to reduce the harmonics fundamental components of leg A and leg B can be added and are controlled independently because each having their own harmonics (fc and sidebands) hence here is two degree of freedom (DOF) one is at leg A and second is at leg B. proposed control scheme is shown in Fig. 2 .
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Simulation results
The behavior of the proposed control scheme is simulated (using MatLab Simulink) for a 1400-kW converter, and the sampling time for it is set as 1.515ms. The following parameters are used in the simulation: Vspeak = 2025V, η = 98%, Ispeak = 1410A, IL = 500A, m=0.8, L = 1.20mH, C = 10,000 µF, R= 100Ω, 50Ω, 25Ω, fs = 660Hz. Fig.4 . shows input power factor of the boost rectifier remains nearly unity during both the conditions of load forward and reverse. In fig. 6a the input mains voltage (2000V/div.) and input current (1400A/div.) and are in phase having nearly unity power factor. The input mains voltage, mains current, two converters currents and DC link voltage are shown in fig. 6a and 6b during positive and negative load respectively. In both the cases power factor is nearly unity. The simulation performance of the rectifier is summarized in Table 1 . 
